I. INTRODUCTION
Reusable IP is a major source of revenue for IP design vendors and their protection is of high importance. The main issues that are involved are: (a) the IP being leaked to parties other than those originally intended to obtain it and (b) the over usage of the IP with respect to the licensed amount. IP to be used on SRAM FPGAs is more vulnerable to these types of attacks as the programming bitstream has to be stored on external non-volatile memory. Hence, the bitstream can be easily copied by an attacker and used on a similar offthe-shelf FPGA. FPGA manufacturers have tried to solve the problem using various ways to encrypt the bitstream stored in external non-volatile memory. However, these methods rely on battery backed [12] or flash based [1] , [22] key storage on the FPGA, which themselves introduce other problems for a field deployment and hence are not very widespread. Apart from the deployment, solutions based on non-volatile ‡Part of this work was performed while the author was visiting Philips Research. The author's research is also funded by IWT-Vlaanderen under grant number 71369. memory are vulnerable to invasive attacks as the secret is present in the memory during such an attack. Only tampersensing circuitry with continuous battery power can solve this problem with the associated higher price. Physical Unclonable Functions (PUFs) [15] , [16] with its unique circuit based on the intrinsic physical characteristics of integrated circuits provide a significantly higher security assurance as keys are volatile and derived only when required. In addition, an invasive attacker will destroy the PUF (with very high probability) during the invasive process, making it very hard to obtain the key. The main advantage of using a PUF is that all this additional physical security is achievable without any special manufacturing steps as PUFs are based on process variations introduced during the manufacturing process. These process variations are beyond the control of the manufacturers. Notice that with advancing technologies, variations are even more conducive to more efficient PUFs. Simpson and Schaumont proposed in [18] a new approach based on these PUFs for IP protection on FPGAs. Their work only assumes the existence of a PUF without proposing a PUF construction. In [7] , the authors introduced intrinsic PUFs for FPGAs based on the startup values of SRAM memories. An SRAM cell is a crosscoupled inverter circuit which maintains its state using positive feedback. During startup, a slight difference in the voltage on one of the floating inverters output is driven positively within the loop to force the SRAM to go to a 1 or a 0. Though this was a practical construction of a PUF on an FPGA, the main disadvantage is that SRAM memories in most FPGAs are forcibly set to a known state upon startup. Hence, it is of interest to develop new intrinsic PUFs that can be instantiated on a large family of FPGAs. In this paper, we present a new PUF construction called the Butterfly PUF that can be used on all types of FPGAs. We first introduce the concept of crosscoupled circuits which is the basis for the Butterfly PUF.
II. CROSS-COUPLED CIRCUITS
A cross-coupled circuit is a basic building block used in all types of storage elements in electronic circuits such as latches, flip-flops and SRAM memories. A cross-coupled circuit is constructed such that it provides a positive-feedback loop to store the required bit value within the loop. An example of such a circuit is a simple latch built using two cross-coupled inverters as shown in Figure 1 . Notice that such cross-coupled circuits have two different stable operating points (to store the bit value) and an unstable operating point as shown in Figure 2 . The circuit can be easily driven from the unstable state to a stable state by an external signal on the input or due to slight differences in the elements used to build the circuit (here inverters). We use this fact to build a PUF where the circuit is initially at the unstable operating point and left to attain one of the two stable operating points without any external excitation. We find that with high probability the circuit goes more often to one of the stable states. This behavior is due to small differences in the wire delays and cross-coupled element's (here inverter) voltage transfer characteristics. It is important to note that these circuits are constructed as symmetrically as possible and all variations are due to randomness in the circuit which is beyond the control of the designer. Different cross-coupled devices can be built using different elements like NOR gates or NAND gates.
III. THE BUTTERFLY PUF
The concept of the Butterfly PUF (BPUF) is based on the idea of creating structures within the FPGA matrix which behave similarly to a SRAM cell during the startup phase. A BPUF cell is a cross-coupled circuit which can be brought to a floating/unstable state before allowing it to settle to one of the two stable states that are possible. Implementing a crosscoupled element using combinational logic on an FPGA is not straightforward due to the inability to create combinational loops. To overcome this problem we simulate a cross-coupled combinational loop using latches present in the FPGA. We create a cross-coupled structure using latches. This allows for an unstable state set by an excite signal, which then settles down to one of two possible stable states after some time. The structure of the BPUF cell is as shown in Figure 3 constructed as symmetrically as possible by manual routing of the signal wires. It consists of two latches, each with a preset (P RE) signal (which turns output Q to 1 on high) and a clear (CLR) signal (which turns output Q to 0 on high). The data D is transferred to the output Q when the CLK is high. In the construction, the P RE of Latch 1 and CLR of Latch 2 are always set to low. The excite signal is connected to CLR of Latch 1 and P RE of Latch 2. The outputs of the latch are cross-coupled. We set CLK in both latches to always high, effectively simulating a combinational loop. To start the PUF operation, the excite signal is set to high. This brings the BPUF circuit to an unstable operating point (as both latches have opposite signals on their inputs and outputs). After a few clock cycles the excite signal is set to low. This starts the process of the PUF circuit to attain either one of the two possible stable states, 0 or 1, on the out signal. The stable state depends on the slight differences in the delays of the connecting wires which are designed using symmetrical paths on the FPGA matrix. Hence, these slight variations are only based on the intrinsic characteristics of the integrated circuit and vary from device to device and position on the FPGA. However, for the same FPGA, latch locations, and routing resources, the stable state tends to be the same over time and over a large temperature range. An attacker cannot derive theses stable states as the location and routing used for the BPUF structures are not easily visible based on current advances in bitstream reverse engineering [4] .
IV. EXPERIMENTAL VALIDATION
For our experimental validation, we used Virtex-5 Xilinx FPGAs. We constructed an array of 64 BPUF structures on 36 devices from each FPGA family. The PUF measurements were repeated 200 times (which involves exciting and recording the stable state) for each temperature step of 20
• C starting from −20
• C to +80
• C. The important parameters for validating a PUF are the within-class variation in Hamming distance for measurements performed on the same FPGA and the between-class variation in Hamming distance for measurements performed on different FPGA devices. Figure 4 shows that the within-class Hamming distance for the BPUF is within 6% from a reference measurement performed at +20
• C, whereas the between-class Hamming distance shows a mean close to 50%. The separation between the two classes allows for a clear threshold for identification of FPGAs based on the PUF responses. Experiments at various temperatures also show the PUF responses to be relatively stable over a large temperature range. Figure 5 shows the within-class errors for two FPGA devices at various temperatures ranging from −20
• C. Various other tests like varying operating frequency from 50 MHz to 120 MHz and FPGA core voltage were also performed, which validated the Butterfly PUF to be very stable. Since the BPUF is built within the FPGA matrix, it was also important to validate that there were no effects on the stable states from adjoining circuits using various designs along with the PUF. Hence the Butterfly circuit is a promising implementation of a PUF circuit within the FPGA matrix whose properties depend only on the intrinsic physical characteristics of the integrated circuit and can be used for identification.
To end this section, we observe that from these 64 BPUF cells, we can derive an identifier for the FPGA requiring 130 slices for a full entropy 50-bit identifier. If, however, we wanted to derive a cryptographic key, then we must be able to generate the same key based on a noisy response with a 6% noise level assuming pre-processing during the enrollment stage [7] . To cope with the noisy nature of PUFs, we can use a fuzzy extractor or helper data algorithm as introduced in [14] , [3] . Using a helper data algorithm construction [14] , [3] and assuming a 0.78 bits of entropy for every BPUF output bit, we would need about 1500 Butterfly PUF cells to derive a uniformly distributed random 128-bit key with a failure rate of 10 −6 based on the techniques described in [2] .
V. RELATED WORK
In 2001, Pappu et al. [15] , [16] , introduced the concept of Physical Unclonable Functions (PUFs) or Physical Random Functions. The original construction of [15] is based on the response (scattering) obtained when shining a laser on a bubble-filled transparent epoxy wafer. Gassend et al. introduce Silicon Physical Random Functions (SPUF) [6] which use manufacturing process variations in ICs with identical masks to uniquely characterize each chip. The statistical delay variations of transistors and wires in the IC were used to create a parameterized self oscillating circuit to measure frequency which characterizes each IC. Silicon PUFs are very sensitive to environmental variations like temperature and voltage. Lim et al. [13] introduce arbiter based PUFs which use a differential structure and an arbiter to distinguish the difference in the delay between the paths. Gassend et al. [5] also define a Controlled Physical Random Function (CPUF) which can only be accessed via an algorithm that is physically bound to the randomness source in an inseparable way. This control algorithm can be used to measure the PUF but also to protect a "weak" PUF from external attacks. Recently, Su et al. [19] present a custom built circuit array of cross-coupled NOR gate latches to uniquely identify an IC. Here, small transistor threshold voltage V t differences that are caused due to process variations lead to a mismatch in the latch to store a 1 or a 0. Suh and Devadas [20] present a PUF based on ring oscillators which can also be implemented with the FPGA. However, the Butterfly PUF has distinct advantages in terms of the area resources required in addition to the fact that Butterfly PUF responses are binary as opposed to delay-based PUFs, whose responses are analog and thus require further processing. It is also important to point out that the Butterfly PUF is superior to delay-based methods in terms of performance and power. Both advantages are thanks to the fact that the response of a Butterfly-PUF is obtained almost instantaneously whereas a ring-based oscillator PUF requires of time to obtain the desired response.
In [18] , Simpson and Schaumont showed that by using a PUF on an FPGA they could develop protocols which allow binding of a particular IP to a particular FPGA. Their protocols also allow proving authenticity of the IP to the hardware platform. In [7] , the authors reduce the computation and communication complexity of the protocols in [18] and introduce the idea (and an explicit construction) of IntrinsicPUFs based on the start-up values of SRAM memory values. Both, based their protocols on symmetric-key primitives. A similar idea to SRAM-based Intrinsic-PUFs is presented in [11] but the focus is on ultra-low power micro-controllers. In [8] , the authors observe that by introducing public-key cryptography, the corresponding private-key does not need to ever leave the FPGA, even during the enrollment stage, thus increasing the security of the overall system.
VI. APPLICATION AREAS
Since their introduction in [15] , [16] , PUFs have received considerable attention from the security community because of the unclonability and randomness properties inherent to them. Applications include: IC identification [6] , IP protection in FPGAs [18] , [7] , [8] , remote service and feature activation [9] , secret-key storage [21] , authentication via challenge-response protocols [15] , key distribution in wireless sensor networks [10] , and trusted computing [17] , to name a few.
VII. CONCLUSIONS
We presented a new construction of a PUF which can be used for all the various types of FPGAs. The Butterfly PUF uses the internal matrix of the FPGA to uniquely identify it based on the intrinsic physical characteristics of the integrated circuits. Experimental results show that it is very stable to environmental and other FPGA operating parameter variations. Hence, the Butterfly PUF promises to be a significantly secure way to protect IP with no additional costs in manufacturing. Other secure features like volatile key generation for cryptographic applications are also shown to be feasible due to the low noise levels.
